# DBBC.2 Backend System: Status Report March 23, 2009

G. Tuccari<sup>1</sup>, <u>W. Alef</u><sup>2</sup>, A. Bertarini<sup>3</sup>, S. Buttaccio<sup>1</sup>, D. Graham<sup>2</sup>, A. Neidhardt<sup>4</sup>, G. Nicotra<sup>1</sup>, A. Roy<sup>2</sup>, M. Wunderlich<sup>2</sup>, R. Zeitlhoefler<sup>4</sup>

1 Istituto di Radioastronomia - INAF, Noto, Italy 2 Max Planck Institute für Radioastronomie, Bonn, Germany 3 Institut für Geodäsie und Geoinformation,Bonn, Germany 4 FESG – TU, München, Country

EVGA, Bordeaux - 2009



- Team
- Architecture
- Single Element Performance
- System Performance
- Field System
- Network Interface
- Project Status
- Deployment
- DBBC3

# **DBBC TEAM**

Collaborators in different tasks:

Project development, Organization, FS Integration, Testing, etc.

- G. Tuccari, S. Buttaccio, G. Nicotra IRA Noto
- W. Alef, A. Bertarini, D. Graham, M. Wunderlich MPI Bonn
- A. Neidhardt , R. Zeitlhoefler TUM Wettzell


Related projects:

- A. Roy, K. Das MPI Bonn
- G. Comoretto AO Florence

In addition for the FiLa10G:

- Y. Xiang SHAO
- J. Wagner Metsahovi

# Architecture



## ADB 1

#### **Analog to Digital Converter**



Analog input: 0 - 2.2 GHz Max Sampling clock single board: 1.5 GHz

Max Istantaneous Bandwidth in Real Mode: 750 MHz

Max Istantaneous Bandwidth in Complex Mode: 1.5 GHz

Output Data: 2 x 8-bit @ 1/4 SClk DDR

## **ADB 2**

#### **Analog to Digital Converter**



Analog input: 0 – 3.5 GHz

Max Sampling clock single board: 2.2 GHz

Max Istantaneous Bandwidth in Real Mode: 1.1 GHz

Max Istantaneous Bandwidth in Complex Mode: 2.2 GHz

Output Data: 2 x 8-bit @ ¼ SClk DDR 4 x 8-bit @ 1/8 SClk DDR

Piggy-back module support for 10-bit output and connection with FiLa10G board.

## Core 2

## **Basic processing unit**



Input Rate: (4 IFs x 2 bus x 8 bit x SCIk/4 DDR) b/s (2 IFs x 4 bus x 8 bit x SCIk/8 DDR) b/s More...

Typical Output Rate: (64 ch x 32-64-128-256) Mb/s

Programmable architecture Es. Digital Down Converter: 1 CoreBoard2 = 4 BBC

Max Input/Output Data Rate 32.768 Gbps

### **Connection and Service**



**FiLa** 

#### First and Last board in the stack

#### First:

Communication Interface JTAG Programming Channel 1PPS Input

Last: 2 VSI Interfaces DA Converter 1PPS Monitor Out 80Hz Continuous Cal Out

# CaT

## **Clock and Timing**

Timing Board



#### Timing Synchronization: High Resolution UT1PPS Generation

**Clock Board** 




System Clock Generation: Input Reference Programmable (es. 1024 MHz, 2^30 Hz, 2048 MHz, 2^31 Hz)

## **ConditioningModule**



Pre-AD Conversion Analog Signal Conditioning Pre-AD Conversion Band Definition 4 IFs Selectable Input Total power measurement RF Gain Control Amplitute equalization

## 4 ADBoard + 8 Core Stack



## **PCSet**

**FPGA** device configuration through USB – JTAG interface

Communication with 32-bit bus for CoreBoards register setting, total power measurement, statistics of the state, single channel automatic gain control, etc.

Communication with Conditioning Modules for IF total power measure, automatic gain control, registers control


Field System interface through a network connection

### **DBBC Backend General Features**


- 4 RF/IF with 4 Input each in a range up to 2.200 GHz
- Four polarizations or bands available for a single group of 64 output data channel selection (2 VSI output connectors with max total of 16 Gb/s)
- 1024 MHz sampling clock frequency
- Channel bandwidth ranging between 500 KHz and 32 MHz, U&L
- Wider channel bandwidth: 4 x 512, 4 x 1024 MHz
- A maximum of 64 BBC are possible in one system
- Tuning step subHz, usable geo frequencies xxx.99
- 80 Hz continuous cal support
- Multiple architecture using fully re-configurable FPGA
- Modular realization for cascaded stack processing

## Digital Down Conversion to Base Band of Independent Channels

Α



## **Multi Equispaced Channel Conversion to Base Band**




### Network Board

## FILA10G

- Development Team IRA-MPI-Metsahovi-SHAO
- FILA10G the interface between the DBBC (or any VSI device) to 10G network (including MK5C) is under development
- The board will be interface for the MK5C or as direct connection to the network at 1–2–4–10–20 Gbps
- Can be used as standalone between VSI and network
- Can be used as standalone with ADB2
- VDIF compliant

# FiLa10G



### News on Hardware - Firmware - Software - Testing

- A new Conditioning Module based on a single board (integrates also filters) is available
- The Core2 has on board Virtex 5 LX220 FPGA, but can also be populated with the bigger 330 device (expensive but possible)
- The firmware in its present version can provide 4 BBCs (U+L) functionality on one FPGA.
- A fixed filter-bank firmware with real output is available too, one Core2 makes all the job (could 4 for times)
- More additional feature under testing to be inserted in the std package: autocorrelation, cross-correlation between channels, phase-cal detection
- Wettzell is working on the integration in the FS (see next slides)
- Conversion to Linux is underway as all the drivers are available
- Testing is underway with the units in Wz, soon with Ef too
- Xxx.99 MHz frequency problem solved, still to be improved sensitivity to IF levels

## **FS** Integration

Reinhard Zeitlhoefler Forschungseinrichtung Satellitengeodaesie Technische Universitaet Muenchen

#### Field System Integration of the Digital Base Band Converter (DBBC) at Wettzell

#### Abstract

A command set for the DBBC controlling is defined in the IRA-INAF Technical Report <u>DBBC Management Command Set</u>. This command set is implemented as Field System Snap Commands in the station programms (user2/st) at Wettzell. The purpose is, to make first experiences with connections from Field System to DBBC for tests and developing.


#### DBBC Command Implementation in the Field System Software

According to the description of the command set in the Technical Report <u>DBBC Management Command Set</u>, the commands are defined in the control file user2/stcmd.ctl to be known to the Field System as Snap Commands.


The program user2/stqkr/stqkr.c calls the corresponding functions for parsing, and if inputs are accepted, for sending to the server (DBBC) using TCP,IP protocol. The server is simulated by a program running also at FS-PC. While working on the dbbc command implementation, this experience showed, that minor changes in the command set could be usefull and a data hanshake (in ASCII characters) should be defined.

## Concept suggestion for realization of DBBC communication with autonomous process cells

Standardized communication on the basis of ONC Remote Procedure Calls (RPC) using idl2rpc.pl



VLBI2010 - V2C, March 21 - 2009



#### Concept suggestion for realization of DBBC communication with autonomous process cells

A first RPC test interface definition is realized but not yet included to

double dGain; } UnitReportType;

hardware and field system	Interface dbbc {
	<pre>// ===================================</pre>
OCTILE-sevent           Babble or dashed leftle writing. The log file contrains information of pain and total power from 16 modules and down concreted lever and upper channels.           IOCTILE           Reports log file status.           7           PESET ALL	<pre>// ===================================</pre>
DBBCus         reports the setting of the CoreModule an.         ()         DBCITs= logst, gain         where         with the setting of the CoreModule (1.3, 4)         pairs => logst of the Accessible (1.3, 4)         pairs => logst of	<pre>in unsigned short usGainOfLowerSide, in double dTotalPowerIntegrationTime); unsigned short usGetDownConverterConfiguration (in unsigned int uiNumberOfCoreModules, out double dFrequency, out char cInputChannel, out double dBandwidthOfUpperSideBand, out double dBandwidthOfLowerSideBand, out unsigned short usGainOfUpperSide, out unsigned short usGainOfUpperSide,</pre>
DBBC: Management Software and Field System Interface	out double dTotalPowerIntegrationTime); // ===================================
Big Deuman Serie (0.1007     BA Technical Rapert XX:2007     BA Technical Rapert	<pre>// ===================================</pre>
ek[2 <sup>1</sup> ] (bor yet implemented) (MultiChannelEquiSpacedConfiguration)	<pre>// ===================================</pre>
base band frequency in MEE: in the maps 4001 200000 - 2100 200000; of the sproch of the maps of the stress of the	unsigned short usSetVSIForm (in string strVSIModel, in string strVSIMode2); unsigned short usGetVSIForm (out string strVSIMode1, out string strVSIMode2);
transitionity use or to satisfy the optimal level for the marginized bit. in of the lower to be marge 0 - 40, sep 1. If AGC is indicated the gain is manufactory at so to satisfy the optimal level for the marginized bit. mage 1 - 6.	<pre>// // 4) "DBBCMON=bnn[u/1]" and "DBBCMON" - commands equivalent methods //</pre>
	<pre>// ===================================</pre>


## **Deployment**

- Two DBBC2 systems in Wettzell. A third system in Wettzell will be upgraded from ver.1 to ver.2
- One system in Effelsberg, still to be integrated in the station
- Yebes, Noto, AuScope: are in completion phase, delivery in 1-2 months.
- Two systems delivered to Arcetri and Irbene, need to be upgraded to the ver.2. to be operative with the standard observing requirements, as they behave only Core1 boards.
- Other units in pending waiting for a INAF spin-off company: Metsahovi, Sardinia, Medicina, Onsala, Evpatoria, etc.


## Spin-off HAT-Lab

- The backend will be produced by a spin-off company named HAT-Lab which will start operation as soon as the numerous bureaucratic procedures will be completed
- At the formal set a message to EVNtech mailing list indicating also the name of the person who will be interface between users and the spin-off company.
- Delivery time for a batch of production is 3-4 months.
   One batch can handle the construction of 4 units.

# Some pictures









# DBBC3

- Development started for a new set of boards to increase maximum bandwidth and data rate
- Compatible with precedent versions (replacement of boards in the stack, or mixed operation)
- New CoMo: 6 GHz bwd
- New CaT: integrates Clock and Timing boards and allow interleaved operations
- New Core3